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Abstract
We discuss the problem of model based test case generation and that of automatic testing of a component
of an asynchronous Network-on-Chip (NoC). We start with a model of the component in B Action System,
which is a state based formalism based on Action Systems and the B Method. We construct a ﬁnite state
space graph by executing the model, and next, generate a test driver from the abstract test cases. This test
driver can be used to test a matching implementation automatically. The important contribution of our
work is that we consider hierarchical models for test case generation and automatic testing, whereas the
previous approaches considered ﬂat models. In addition, we also highlight the issue due to non-determinism
in hierarchical models.
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1 Introduction
The primary aim of model based testing is the automatic generation of test cases
from a model of a system. A model of software is usually a speciﬁcation of the
system which is developed from the requirements early in the development cycle.
A (state based) formal model can be subjected to symbolic execution to obtain a
coverage graph in which nodes represent states and edges are labeled with operation
applications (or transitions). Based on a test adequacy criterion, one can select
a ﬁnite set of ﬁnite behaviours (i.e., test cases) from this graph and test if the
implementation is consistent with these behaviours.
In this paper, we consider models (speciﬁcations) in state based formal notations
like Z [28], VDM [17] , B [1], Event-B [2], ASM [15], and Action Systems [3,19].
Behavior of such systems are described using an explicit model of the system state
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along with operations which modify the state. B Action Systems [7,31], the modeling
notation of this paper, is a state based formalism based on Action Systems and the
B Method [1]. Note that a model in B Action Systems is a valid model within the
B Method; therefore, tool support for the B Method [9,5,18] can be used to analyze
models in B Action Systems. The existing model based testing approaches [4,24]
to handle B models consider only ﬂat models; i.e. models without any hierarchy.
Hierarchy plays an important role in modular design and modular implementations.
Hierarchy also provides a natural mechanism for parallel and distributed design. In
addition, reﬁnements in B Method may also introduce hierarchy.
The paradigm of Systems-on-Chip (SoC) requires complex communication struc-
ture which can be addressed by the Network-on-Chip (NoC) technology [6,10]; NoCs
oﬀer higher bandwidth and support concurrent communications on a chip. NoCs
can provide well-deﬁned interfaces which can decouple computation from commu-
nication. It is important that the NoCs are reliable. A NoC consists of two primary
components - the routers and the network interfaces (NI). A router can be connected
to another router or to the NIs. The routers transport data packets from one NI
to another. The authors of [29] have discussed a model of an asynchronous NoC
router, speciﬁed using B Action Systems [7,31]. We generate functional test cases
from this model and a test driver to perform automatic testing; in particular, we
generate model based test cases to test the routing and data propagation functions
of the NoC component.
The main contributions of this paper are: (a) automatic test case generation from
a hierarchical model speciﬁed in B Action Systems; the previous works discussed
only ﬂat models, (b) generation of a test driver from the abstract test cases assuming
that the implementation is also hierarchical, and (c) an approach to handle non-
determinism in a hierarchical model.
The organization of this article is as follows. Section 2 discusses the related
work. In Section 3, we present a short introduction to the B Action Systems and
then discuss the model of a NoC component. Section 4 presents the problem that
we address in this paper. Section 5 discusses the test generation procedure. In
Section 6, we outline a solution to the problem of non-determinism. In Section 7,
we present an analysis of our approach. Finally, Section 8 concludes this paper.
2 Related Work
Conformance testing is concerned with the assessment of the extent to which an
implementation or system conforms to its speciﬁcation [13]. A testing criterion is a
set of requirements on test data which reﬂects a notion of adequacy on the testing
of a system. A test adequacy criterion determines whether suﬃcient testing has
already been done, and in addition, it provides measurements to obtain the degree
of adequacy obtained after testing stops [33]. A test oracle is a mechanism to
determine the correctness of test executions. A test driver is a tool which activates
a system, provides test inputs and reports test results. A representation mapping
is a mapping which maps the abstract name space of the model with the concrete
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(b)
MACHINE  A
var  x;A =   |[
x := x0 ;
do
||   g1 −−>  S1
||   g2 −−>  S2
. .
     gn −−>  Sn
.
od
]| : z
(a)
INCLUDES  Global_z
VARIABLES    x
INVARIANT     inv(x,z)
INITIALISATION         x := x0
OPERATIONS
            op 1 = SELECT  g1  THEN  S1  END
            op2  = SELECT  g2  THEN  S2  END
.  .  .
            opn  = SELECT  gn  THEN  Sn  END
END
Fig. 1. Structure of a B Action System
name space of the system under test (SUT) [14].
The work by Dick and Faivre [11] is a major contribution to the use of formal
methods in software testing. A VDM [17] speciﬁcation has state variables and
an invariant (Inv) to restrict the variables. An operation, say OP, is speciﬁed by
a pre-condition (OPpre) and a post-condition (OPpost). The expression OPpre∧
OPpost∧ Inv is converted into its Disjunctive Normal Form (DNF); each disjunct,
unless a contradiction itself, represents an input sub-domain of OP. Next, as many
operation instances are created as the number of valid disjuncts in the DNF. An
attempt is then made to create a Finite State Automaton (FSA) in which each
node represents a possible machine state and an edge represents an application of
an operation instance. Test cases are then generated by traversing the FSA.
The BZ Testing Tool (BZ-TT) [4] and the ProTest approach [24] also partition
the operation input space in a manner similar to the method of Dick and Faivre.
Both methods also use variants of the Dick and Faivre technique to generate test
cases. In addition, both consider ﬂat B models.
Hamon et al. [16] have used model checking to generate test cases from models
in the SAL [23] formal language. Keeping a coverage criterion in mind, the SAL
model is so instrumented with trap variables [16] that reachability of a trap variable
implies reachability of a model element; reachable traces then become the test cases.
Although there is considerable amount of work on formal methods applied to
NoC system design [32,26,29], to the best of our knowledge, there is hardly any
work on Model Based Testing relating to formal models of NoC frameworks.
3 B Action Systems
B Action Systems (BAS) [7,31] is a state based formalism based on Action Systems
and the B Method. The BAS formalism was created in order to be able to reason
about parallel and distributed systems, like Action Systems, within the B Method.
BAS is related to Event-B [2] in the sense that both can model reactive systems;
however, BAS is hierarchical but Event-B is not. The structure of an Action System
A is shown in Figure 1(a) in which z and x are respectively the global and local
state variables. The Action System interacts with the environment through the
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global variables. State variables have types and the set of possible assignments to
them constitutes the state space. The statement x := x0 assigns initial values to
the local variables. Each action has the form gi → Si, where i = 1..n, in which gi is
the guard and Si is a statement on the state variables. An action is enabled only
if its guard evaluates to true. As regards to the behaviour of the Action System
[3,19], the initialization statement is executed ﬁrst, and thereafter as long as there
are enabled actions, one of the enabled actions is selected non-deterministically for
execution. When there are no enabled actions, the system terminates.
An Action System can be translated to a B abstract machine – an abstract
machine is the basic unit of speciﬁcation in B – as shown in Figure 1(b). This is
an Action system within B, and is called a B Action System (BAS). The system
is identiﬁed by a unique name. The local variables of the system are given in the
VARIABLES-clause. The INVARIANT-clause deﬁnes the types of the local variables and
gives their guaranteed behaviour. Initial values are assigned to the local variables
in the INITIALISATION-clause. The operations (or actions) in the OPERATIONS-clause are
of the form op = SELECT g THEN S END, where g is said to be the guard and S
the body. The guard g is a predicate on the variables, and when g holds the action
op is said to be enabled. Only enabled actions are considered for execution and if
there are several actions enabled simultaneously they are selected for execution in
a non-deterministic manner, analogous to the behaviour of an Action System.
B Action Systems can be composed to model parallel systems [7,20]. Structuring
mechanisms such as SEES, INCLUDES and PROMOTES can be used to express B Action
Systems as a composition of subsystems [1]. The SEES-mechanism allows read access
to the seeing system. The INCLUDES-mechanism allows write access to the variables of
the included system. Actions of the included system can also be made available by
promoting them into the including system within a PROMOTES-clause. The structuring
mechanisms provide an eﬃcient way to model system hierarchy.
Communication can occur between two BAS in two ways: by use of global vari-
ables, or by global procedures; this paper uses global procedures for communication
purposes. Actions do not take any parameter and they execute autonomously; pro-
cedures may or may not have parameters, and they are to be invoked in a certain
context. Consider the action Ai = SELECT gi THEN Si || Proc END; this action is
enabled only if the procedure Proc is also enabled. The action and the procedure in
its body are executed as an atomic entity. Communication using global procedure
will be explained in the next section in more detail.
3.1 Our example
Tsiopoulos and Walde´n [29] have speciﬁed a formal routing scheme relying on the
request and acknowledge phases of the asynchronous communication. Within this
asynchronous NoC routing scheme, data packets are received at the input channels
of the routers and they are distributed to their output channels for subsequent prop-
agation to the neighbouring routers. The routers acknowledge their input channels
so that new data packets can be received. Controlling components of routers prop-
agate the data packets to routers that have not received them yet, and prohibit the
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Fig. 2. Module abcd: part of a 2D mesh network
cycling of data packets to occur. This is because cycling of data packets back to
routers which have received them already, reduces on-chip interconnect eﬃciency
and increases power consumption.
A hierarchical and compositional development method was used [29] for this
purpose. Starting with the simplest subsystem of the routing framework, an asyn-
chronous channel component called PushChannel (data propagation upon request)
was speciﬁed as a BAS. The channel’s inputs and outputs were modeled as global
variables. Of these global variables, the necessary input and output asynchronous
control handshakes were modeled with boolean variables named cstart and cend
respectively, and the input and output data were captured with variables named
dstart and dend of the generic type DATA. These variables together with sim-
ple procedures to update their state were deﬁned in a separate machine named
ChannelData which was included in PushChannel. The latter had two opera-
tions: one to propagate data and the request from its input to its output and the
other to acknowledge its input after the output data was taken, so that new data
and request could be received. The interface of PushChannel has two global pro-
cedures, ProcChangeCstartAndDstart and ProcChangeCendFalse; the ﬁrst to
update its input with a new request and data and the second to acknowledge its
output after the transfer of the output data.
A BAS named Router including eight instances of PushChannel was then cre-
ated. Four actions were speciﬁed for controlling the channels and propagating the
data along them. For example, action TransferData N copies the request value
of the communication and the data from the output of the input northern chan-
nel inN to the inputs of the output channels, outE, outS, and outW so that the
data can be propagated further towards the neighboring routers (refer to Figure 2).
Simultaneously it sends acknowledgment to the output of channel inN to indicate
that Router is ready to receive new data via this channel.
Finally, four instances of this router (a.Router, b.Router, c.Router and
d.Router) were composed into a controlling system named Module abcd which con-
trolled the data distribution between the routers. In order to do so, some of the
global interface procedures of PushChannel were promoted to the interface of the
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procedure
MACHINE  ChannelData
. . . .
OPERATIONS
   ChangeCend = ...
. . . .
END . . .
MACHINE  Router
   TransferData_N = ... TransferData_S = ...
END
INVARIANT  . . . . OPERATIONS
PROMOTES outS.ProcChangeCendFalse,. . . 
INCLUDES inN.PushChannel,inS.PushChannel
 outN.PushChannel,outS.PushChannel, ... 
MACHINE  ChannelData
. . . .
OPERATIONS
   ChangeCend = ...
. . . .
END . . .
INCLUDES a.Router
INCLUDES ChannelData
PROMOTED
MACHINE  Router
   TransferData_N = ... TransferData_S = ...
END
INVARIANT  . . . . OPERATIONS
INCLUDES inN.PushChannel,inS.PushChannel
 outN.PushChannel,outS.PushChannel, ... 
PROMOTES inN.ProcChangeCstartAndDstart, ... 
INCLUDES outS.PushChannel
INCLUDES inN.PushChannel
MACHINE  PushChannel
  ProcChangeCstartAndDstart(dd) = . . .
END . . .
INCLUDES ChannelData
INVARIANT . . . OPERATIONS
VARIABLES cstart,dstart,cend,dend 
   ProcChangeCendFalse = ...
INCLUDES b.Router INCLUDES d.Router
INCLUDES c.Router
MACHINE  Module_abcd
INCLUDES a.Router,b.Router,c.Router,d.Router
PROMOTES . . . INVARIANT ...
OPERATIONS
   CheckCycling_a_d = . . .
 b.iN.ProcChangeCstartAndDstart(a.outS.dend) || a.outS.ProcChangeCendFalse
END . . .
  TransferData_a_b=SELECT a.outS.cend=TRUE & a.outS.dend /= b.outN.dend . .THEN
MACHINE  PushChannel
  ProcChangeCstartAndDstart(dd) = . . .
END . . .
INCLUDES ChannelData
INVARIANT . . . OPERATIONS
VARIABLES cstart,dstart,cend,dend 
   ProcChangeCendFalse = ChangeCend(FALSE)
Fig. 3. Machine hierarchy in the NoC speciﬁcation.
Router.
Figure 3 outlines part of the hierarchical structure of the speciﬁcation of the
NoC routing scheme and presents one of the communications between the subsys-
tems using global procedures. Action TransferData a b in Module abcd transfers
data from the southern output channel of a.Router to the northern input chan-
nel of b.Router. The guard checks whether channel a.outS is ready to transmit
and channel b.inN is ready to receive. If so, the data value of channel b.inN
gets the data value of channel a.outS. And the ﬂags of both the channels are
modiﬁed to indicate that the transmission has taken place. The global proce-
dures ProcChangeCstartAndDstart and ProcChangeCendFalse deﬁned in ma-
chine PushChannel do this modiﬁcation. See in the ﬁgure, how this global proce-
dures has been promoted to the interface of the router.
L. Tsiopoulos, M. Satpathy / Electronic Notes in Theoretical Computer Science 253 (2009) 101–116106
generation
ProB tool Coverage
graph
Test case
generator
generator
Test driver
Test cases
model
generator
Java TemplateModel in
B Action 
Systems
Java
code
Test driver
in Java Automatic
Testing
Test
results
Java Template
Java program
(Transaction level)
Instantiated
Instantiation
(of abstract Data)
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4 The problem
The modeling of the NoC routing scheme as a hierarchical BAS is at a higher level
of abstraction. Languages like SystemC, Java are usually used for Transaction Level
Modeling of the NoC systems (also called programmer’s view) [22,32]. Thereafter
timing and other parameters are added and hardware/software partitioning is per-
formed for subsequent implementation. The conformance between the transaction
level modeling and the actual implementation needs another round of testing, which
is beyond the scope of this paper. For the present, we assume that the speciﬁcation
of the router component in BAS is used to obtain a transaction level model in Java.
In such a case, one should ask whether the Java program is faithful to the model?
We rely on model based testing to answer such a question.
Figure 4 illustrates the testing approach. Given the hierarchical model of the
NoC router, we ﬁrst instantiate the abstract data in the model. The data objects
which need to be propagated are elements of an abstract set DATA. We restrict
this set and ﬁx its elements in order to avoid state space explosion. Then we use the
ProB tool [18] to obtain a ﬁnite state space graph – more about this later. Some
traces in the graph become test cases. A test driver – a Java program – is obtained
from the coverage graph. The expected outputs are available when model execution
is performed; in order to compare such outputs with the outputs produced during
program execution, the test driver includes assertions at appropriate control points.
We assume that the transaction level model of the Router component in Java has
a similar structure – more about this later. To help the implementer in preserving
the model structure, we generate a Java template and the implementer uses it to
write the Java program. Now when this Java program runs with the test driver
(also in Java), automatic testing is performed. In the following, we discuss these
steps in more detail. We explain the concepts of our method by assuming Java as
the language of implementation. However, any other programming language like C,
SystemC or C++ will not pose any problem.
4.1 Pre-processing
Each procedure or action in the BAS hierarchy has its guard already in DNF.
Furthermore, since there is no control branching within any operation, if we use
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Fig. 5. Machine inclusion becomes class nesting
the method of Dick and Faivre [11], we obtain a single instance for each operation
or action. Thus there is no need to instrument the models in terms of operation
(action) instances.
We consider a simple test criterion. Generate a set of test cases such that each
operation (or action) in the model is invoked at least once in test suite. A test case
is a sequence of action or procedure invocations. Note that we can also consider
any other complicated test criterion, say transition-pair coverage.
Let us instantiate the generic set DATA to {d1, d2, d3, d4}. This small size of
DATA will make it easy to obtain the full state space.
4.2 Implementation Recommendations
• From a BAS, we derive a Java template automatically. Such a template has
a similar hierarchical structure as in the model in the sense of the following.
Each basic model in BAS becomes a Java object. Furthermore, an INCLUDES
relationship becomes class nesting in Java (aggregation). Refer to Figures 3 and
5. Module abcd contains four instances of Router; so, class Module abcd also
contains four instances of class Router. Similarly, class Router contains eight
instances of class PushChannel, and class PushChannel contains a single instance
of ChannelData. Figure 6 shows the correspondence between the model Router
and the class Router.
• An action or a procedure in a machine becomes a method in the corresponding
Java class. Further, the action or procedure signature is preserved in the class
implementation in the following sense.
· If a model parameter type is either numeric or boolean it becomes int and
boolean in the implementation respectively.
· For any other model parameter of type PP , we implement it as an object of a
Java class PP .
Consider the B procedure ProcChangeCstartAndDstart() in Figure 3 whose
only parameter is an element of set DATA. Its signature in Java will be: void
ProcChangeCstartAndDstart(class DATA dd). Here, parameter dd is an ob-
ject of class DATA.
• Machine inclusion is transitive in B. Let an operation Op() in a machine oc-
curring down in a hierarchy be promoted to the interface of a parent machine.
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d pre←probe aoutSdend, d pre = MMprobe aoutSdend();
TransferData a b, MMTransferData a b();
d post←probe TD binNdstart, d post = MMprobe TD binNdstart()
assert(d pre = d post) assert(d pre == d post);
(a) (b)
Table 1
probe template: an example; here MM is an object of class Module abcd.
To make it possible the appropriate methods and attributes are to be declared
public. In Figure 7(a), global procedure ProcChangeCstartAndDstart of ma-
chine PushChannel has been promoted to the interface of machine Router.
Since, method ProcChangeCstartAndDstart() can be used by an object of class
Module abcd, the declarations Router b, PushChannel inN and void
ProcChangeCstartAndDstart() are all to be declared public. This has been
shown in Figure 7(b).
• To show that a test case is correct we need oracle information for which we intro-
duce, for each operation, a set of probe operations to the model [24]. For instance,
consider the operation TransferData a b in Figure 3. When this operation gets
executed, the data object at the south output channel of router a propagates to
the north input channel of router b. Before this operation is invoked, the probe
operation d pre ← probe aoutSdend checks the data object at the south output
channel of router a and produces its value as the result. And the probe operation
d post ← probe TD binNdstart checks, after the invocation of TransferData a b,
the data object at the north input channel of router b and outputs this as its
result. Here d pre and d post are result parameters of the respective operations
and BAS supports them.
Our method associates a probe template with each (non-probe) operation of
the model. Observe the probe template of operation TransferData a b in Table
1(a). It tells to invoke d pre ← probe aoutSdend before the above operation and
to invoke d post ← probe TD binNdstart after the operation. And it should be
checked that the results are equal. This probe template is translated to its Java
counterpart as shown in Table 1(b). In the table, Module abcd is the name of a
class corresponding to the B machine Module abcd.mch, and MM is an object
of this class.
In summary, some of the probe operations – called pre-state probe operations
– gather state information prior to the operation call and the rest – called post-
state probe operations – gather the same after the call. Thereafter a sequence of
assertions check the inter- and intra-relationship between the results of the pre-
and post-state probe operations.
It is to be noted that these probe operations are to be added to the BAS model,
possibly by the model- or the test-engineer. Thus such operations are present in
the Java template, and therefore, the implementer also implements them with
matching signatures.
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} // end of class Router 
MACHINE  Router
INCLUDES
          inN.PushChannel
          outN.PushChannel
          inS.PushChannel
public class Router {
        PushChannel   inN;
        PushChannel   outN;
        PushChannel   inS;
. . .
PROMOTES  . . .
INVARIANT
OPERATIONS
           TransferData_N = SELECT ...
           TransferData_E = SELECT ...
. . . END
. . .
    // public methods 
  void    TransferData_N ( ) {...}
  void     TransferData_S ( ) { ... } 
. . .
Fig. 6. Correspondence between a B machine and its class in implementation.
(promoted here)
Module_abcd class Module_abcd {
b.Router
inN.PushChannel
public  Router  b ; . . .
}
class Router { . . .
public  PushChannel  inN ;
}
class PushChannel { . . .
public void ProcChangeCstartAndDstart()
                           { ..}
}
(a) (b)
     b.inN.ProcChangeCstartAndDstart
(used here)
INCLUDES
(ProcChangeCstartAndDstart : defined here)
INCLUDES
Fig. 7. (a) Proc. ProcChangeCstartAndDstart of machine PushChannel is promoted to interface of b.Router,
(b) Appropriate methods become public in the corresponding Java template
5 Test case generation
ProB is a model checking and animation tool for B machines [18]. ProB includes a
fully automatic animator written in SICStus prolog [27]. ProB also contains a test
case generation facility called ProTest [24]. ProTest takes an instantiated model in
B in which the generic set DATA has been instantiated to the set {d1, d2, d3, d4}.
ProB takes the instantiated BAS model and generates a ﬁnite coverage graph (in our
case, it is 10,000 nodes). ProTest then uses the Dijkstra’s shortest path algorithm
to generate a set of test cases with the aim of covering all the operations. Each
trace is a sequence of B action invocations, and the very ﬁrst call originates from the
initial state. ProTest obtained 8 traces in this graph, the average path length being
20. The test cases were abstract because they just contained operation invocations.
One such abstract test case has been shown in Table 2. Figure 8 shows a part of
the state space graph produced by the ProB animator.
Next a concretization operation uses the operation templates (refer to Table
1) and obtains concrete test cases; concretization amounts to substituting each
operation invocation with corresponding Java template in this table.
The last phase of ProTest takes the concrete test cases and obtains a test driver
in Java. The test driver for the single test case in Table 2 has been shown in
Appendix A. This test driver is made to run along with the implementation, and
if it runs without any assertion violation, then it would mean that the SUT has
passed the test case.
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a.inN.TransferData; a.TransferData N;a.outE.TransferData;
a.outW.TransferData; a.outS.TransferData; d.inN.TransferData;
d.TransferData N; d.outS.TransferData; d.outW.TransferData;
d.outE.TransferData; TransferData a b; TransferData d c;
b.inN.TransferData; b.TransferData N; c.inN.TransferData;
c.TransferData N; b.outE.TransferData; c.outW.TransferData;
CheckCycling b c;
Table 2
A sequence of B action invocations as a test trace.
Refer to the test driver shown in Appendix A. This Java program has a manual
part and an automatic part. The automatic part is generated automatically by
the test driver generator. Everything cannot be generated automatically because
in that case, we must have knowledge of the signatures of the class constructors
even before the code is written. In the manual part essentially the global objects
are created. These issues have been discussed in [25]. Here, we have considered
automatic testing of a single test case. The same can be repeated for the remaining
test cases.
5.1 Coverage analysis
The BAS model of the Router component has altogether 23 operations. All such
operations were covered by the eight test cases. Note here that, we have considered
a simple testing criterion. For a complex test criterion, achieving full coverage could
be a challenging task.
din_a_outW=d1,dout_a_outW=d1,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
din_a_inS=d1,dout_a_inS=d1,din_a_outE=d1,
dout_a_outE=d1,din_a_inE=d1,dout_a_inE=d1,
din_a_outN=d1,dout_a_outN=d1,cin_a_inN,
din_a_inN=d2,dout_a_inN=d1
initialise_machine(FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,TRUE,d2,d1)
din_a_outW=d1,dout_a_outW=d2,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
din_a_inS=d1,dout_a_inS=d1,din_a_outE=d1,
dout_a_outE=d1,din_a_inE=d1,dout_a_inE=d1,
din_a_outN=d1,dout_a_outN=d1,cin_a_inN,
din_a_inN=d2,dout_a_inN=d1
initialise_machine(FALSE,FALSE,d1,d2,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,TRUE,d2,d1)
din_a_outW=d1,dout_a_outW=d3,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
din_a_inS=d1,dout_a_inS=d1,din_a_outE=d1,
dout_a_outE=d1,din_a_inE=d1,dout_a_inE=d1,
din_a_outN=d1,dout_a_outN=d1,cin_a_inN,
din_a_inN=d2,dout_a_inN=d1
initialise_machine(FALSE,FALSE,d1,d3,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,TRUE,d2,d1)
din_a_outW=d1,dout_a_outW=d4,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
din_a_inS=d1,dout_a_inS=d1,din_a_outE=d1,
dout_a_outE=d1,din_a_inE=d1,dout_a_inE=d1,
din_a_outN=d1,dout_a_outN=d1,cin_a_inN,
din_a_inN=d2,dout_a_inN=d1
initialise_machine(FALSE,FALSE,d1,d4,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,FALSE,d1,d1,FALSE,TRUE,d2,d1)
AckTransfer_a_outEProcChangeCoutFalse_a_outEAckTransfer_a_inSAckTransfer_a_outSProcChangeCoutFalse_a_outSAckTransfer_a_inWAckTransfer_a_outWProcChangeCoutFalse_a_outWAckTransfer_a_outNProcChangeCoutFalse_a_outNAckTransfer_a_inE
din_a_outW=d1,dout_a_outW=d2,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
din_a_inS=d1,dout_a_inS=d1,din_a_outE=d1,
dout_a_outE=d1,din_a_inE=d1,dout_a_inE=d1,
din_a_outN=d1,dout_a_outN=d1,cout_a_inN,
cin_a_inN,din_a_inN=d2,dout_a_inN=d2
TransferData_a_inN
din_a_outW=d1,dout_a_outW=d2,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
din_a_inS=d1,dout_a_inS=d1,din_a_outE=d1,
dout_a_outE=d1,din_a_inE=d1,dout_a_inE=d1,
din_a_outN=d1,dout_a_outN=d1,din_a_inN=d2,
dout_a_inN=d1
AckTransfer_a_inN
din_a_outW=d1,dout_a_outW=d2,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
din_a_inS=d1,dout_a_inS=d1,din_a_outE=d1,
dout_a_outE=d1,cin_a_inE,din_a_inE=d1,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cin_a_inN,din_a_inN=d2,dout_a_inN=d1
ProcChangeCinAndDin_a_inE(d1)
din_a_outW=d1,dout_a_outW=d2,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
din_a_inS=d1,dout_a_inS=d1,din_a_outE=d1,
dout_a_outE=d1,cin_a_inE,din_a_inE=d2,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cin_a_inN,din_a_inN=d2,dout_a_inN=d1
ProcChangeCinAndDin_a_inE(d2)
din_a_outW=d1,dout_a_outW=d2,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
din_a_inS=d1,dout_a_inS=d1,din_a_outE=d1,
dout_a_outE=d1,cin_a_inE,din_a_inE=d3,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cin_a_inN,din_a_inN=d2,dout_a_inN=d1
ProcChangeCinAndDin_a_inE(d3)
din_a_outW=d1,dout_a_outW=d2,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
din_a_inS=d1,dout_a_inS=d1,din_a_outE=d1,
dout_a_outE=d1,cin_a_inE,din_a_inE=d4,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cin_a_inN,din_a_inN=d2,dout_a_inN=d1
ProcChangeCinAndDin_a_inE(d4)
din_a_outW=d1,dout_a_outW=d2,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
cin_a_inS,din_a_inS=d1,dout_a_inS=d1,
din_a_outE=d1,dout_a_outE=d1,din_a_inE=d1,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cin_a_inN,din_a_inN=d2,dout_a_inN=d1
ProcChangeCinAndDin_a_inS(d1)
din_a_outW=d1,dout_a_outW=d2,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
cin_a_inS,din_a_inS=d2,dout_a_inS=d1,
din_a_outE=d1,dout_a_outE=d1,din_a_inE=d1,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cin_a_inN,din_a_inN=d2,dout_a_inN=d1
ProcChangeCinAndDin_a_inS(d2)
din_a_outW=d1,dout_a_outW=d2,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
cin_a_inS,din_a_inS=d3,dout_a_inS=d1,
din_a_outE=d1,dout_a_outE=d1,din_a_inE=d1,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cin_a_inN,din_a_inN=d2,dout_a_inN=d1
ProcChangeCinAndDin_a_inS(d3)
din_a_outW=d1,dout_a_outW=d2,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
cin_a_inS,din_a_inS=d4,dout_a_inS=d1,
din_a_outE=d1,dout_a_outE=d1,din_a_inE=d1,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cin_a_inN,din_a_inN=d2,dout_a_inN=d1
ProcChangeCinAndDin_a_inS(d4)
din_a_outW=d1,dout_a_outW=d2,cin_a_inW,
din_a_inW=d1,dout_a_inW=d1,din_a_outS=d1,
dout_a_outS=d1,din_a_inS=d1,dout_a_inS=d1,
din_a_outE=d1,dout_a_outE=d1,din_a_inE=d1,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cin_a_inN,din_a_inN=d2,dout_a_inN=d1
ProcChangeCinAndDin_a_inW(d1)
din_a_outW=d1,dout_a_outW=d2,cin_a_inW,
din_a_inW=d2,dout_a_inW=d1,din_a_outS=d1,
dout_a_outS=d1,din_a_inS=d1,dout_a_inS=d1,
din_a_outE=d1,dout_a_outE=d1,din_a_inE=d1,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cin_a_inN,din_a_inN=d2,dout_a_inN=d1
ProcChangeCinAndDin_a_inW(d2)
din_a_outW=d1,dout_a_outW=d2,cin_a_inW,
din_a_inW=d3,dout_a_inW=d1,din_a_outS=d1,
dout_a_outS=d1,din_a_inS=d1,dout_a_inS=d1,
din_a_outE=d1,dout_a_outE=d1,din_a_inE=d1,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cin_a_inN,din_a_inN=d2,dout_a_inN=d1
ProcChangeCinAndDin_a_inW(d3)
din_a_outW=d1,dout_a_outW=d2,cin_a_inW,
din_a_inW=d4,dout_a_inW=d1,din_a_outS=d1,
dout_a_outS=d1,din_a_inS=d1,dout_a_inS=d1,
din_a_outE=d1,dout_a_outE=d1,din_a_inE=d1,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cin_a_inN,din_a_inN=d2,dout_a_inN=d1
ProcChangeCinAndDin_a_inW(d4)
TransferData_a_inNAckTransfer_a_outNProcChangeCoutFalse_a_outNAckTransfer_a_inEAckTransfer_a_outEProcChangeCoutFalse_a_outEAckTransfer_a_inSAckTransfer_a_outSProcChangeCoutFalse_a_outSAckTransfer_a_inWAckTransfer_a_outWProcChangeCoutFalse_a_outW
din_a_outW=d1,dout_a_outW=d2,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
din_a_inS=d1,dout_a_inS=d1,din_a_outE=d1,
dout_a_outE=d1,cin_a_inE,din_a_inE=d1,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cout_a_inN,cin_a_inN,din_a_inN=d2,
dout_a_inN=d2
ProcChangeCinAndDin_a_inE(d1)
din_a_outW=d1,dout_a_outW=d2,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
din_a_inS=d1,dout_a_inS=d1,din_a_outE=d1,
dout_a_outE=d1,cin_a_inE,din_a_inE=d2,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cout_a_inN,cin_a_inN,din_a_inN=d2,
dout_a_inN=d2
ProcChangeCinAndDin_a_inE(d2)
din_a_outW=d1,dout_a_outW=d2,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
din_a_inS=d1,dout_a_inS=d1,din_a_outE=d1,
dout_a_outE=d1,cin_a_inE,din_a_inE=d3,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cout_a_inN,cin_a_inN,din_a_inN=d2,
dout_a_inN=d2
ProcChangeCinAndDin_a_inE(d3)
din_a_outW=d1,dout_a_outW=d2,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
din_a_inS=d1,dout_a_inS=d1,din_a_outE=d1,
dout_a_outE=d1,cin_a_inE,din_a_inE=d4,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cout_a_inN,cin_a_inN,din_a_inN=d2,
dout_a_inN=d2
ProcChangeCinAndDin_a_inE(d4)
din_a_outW=d1,dout_a_outW=d2,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
cin_a_inS,din_a_inS=d1,dout_a_inS=d1,
din_a_outE=d1,dout_a_outE=d1,din_a_inE=d1,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cout_a_inN,cin_a_inN,din_a_inN=d2,
dout_a_inN=d2
ProcChangeCinAndDin_a_inS(d1)
din_a_outW=d1,dout_a_outW=d2,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
cin_a_inS,din_a_inS=d2,dout_a_inS=d1,
din_a_outE=d1,dout_a_outE=d1,din_a_inE=d1,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cout_a_inN,cin_a_inN,din_a_inN=d2,
dout_a_inN=d2
ProcChangeCinAndDin_a_inS(d2)
din_a_outW=d1,dout_a_outW=d2,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
cin_a_inS,din_a_inS=d3,dout_a_inS=d1,
din_a_outE=d1,dout_a_outE=d1,din_a_inE=d1,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cout_a_inN,cin_a_inN,din_a_inN=d2,
dout_a_inN=d2
ProcChangeCinAndDin_a_inS(d3)
din_a_outW=d1,dout_a_outW=d2,din_a_inW=d1,
dout_a_inW=d1,din_a_outS=d1,dout_a_outS=d1,
cin_a_inS,din_a_inS=d4,dout_a_inS=d1,
din_a_outE=d1,dout_a_outE=d1,din_a_inE=d1,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cout_a_inN,cin_a_inN,din_a_inN=d2,
dout_a_inN=d2
ProcChangeCinAndDin_a_inS(d4)
din_a_outW=d1,dout_a_outW=d2,cin_a_inW,
din_a_inW=d1,dout_a_inW=d1,din_a_outS=d1,
dout_a_outS=d1,din_a_inS=d1,dout_a_inS=d1,
din_a_outE=d1,dout_a_outE=d1,din_a_inE=d1,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cout_a_inN,cin_a_inN,din_a_inN=d2,
dout_a_inN=d2
ProcChangeCinAndDin_a_inW(d1)
din_a_outW=d1,dout_a_outW=d2,cin_a_inW,
din_a_inW=d2,dout_a_inW=d1,din_a_outS=d1,
dout_a_outS=d1,din_a_inS=d1,dout_a_inS=d1,
din_a_outE=d1,dout_a_outE=d1,din_a_inE=d1,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cout_a_inN,cin_a_inN,din_a_inN=d2,
dout_a_inN=d2
ProcChangeCinAndDin_a_inW(d2)
din_a_outW=d1,dout_a_outW=d2,cin_a_inW,
din_a_inW=d3,dout_a_inW=d1,din_a_outS=d1,
dout_a_outS=d1,din_a_inS=d1,dout_a_inS=d1,
din_a_outE=d1,dout_a_outE=d1,din_a_inE=d1,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cout_a_inN,cin_a_inN,din_a_inN=d2,
dout_a_inN=d2
ProcChangeCinAndDin_a_inW(d3)
din_a_outW=d1,dout_a_outW=d2,cin_a_inW,
din_a_inW=d4,dout_a_inW=d1,din_a_outS=d1,
dout_a_outS=d1,din_a_inS=d1,dout_a_inS=d1,
din_a_outE=d1,dout_a_outE=d1,din_a_inE=d1,
dout_a_inE=d1,din_a_outN=d1,dout_a_outN=d1,
cout_a_inN,cin_a_inN,din_a_inN=d2,
dout_a_inN=d2
ProcChangeCinAndDin_a_inW(d4)
cin_a_outW,din_a_outW=d2,dout_a_outW=d2,
din_a_inW=d1,dout_a_inW=d1,cin_a_outS,
din_a_outS=d2,dout_a_outS=d1,din_a_inS=d1,
dout_a_inS=d1,cin_a_outE,din_a_outE=d2,
dout_a_outE=d1,din_a_inE=d1,dout_a_inE=d1,
din_a_outN=d1,dout_a_outN=d1,cin_a_inN,
din_a_inN=d2,dout_a_inN=d2
a_TransferData_N
n32 n34
Fig. 8. Part of the coverage graph generated by ProB; only transitions for 5 states have been shown.
6 Problem of non-determinism
Consider the test case in Table 2. This is a trace from the initial state and the last
operation in the sequence is CheckCycling b c. The function of this operation can
be explained as follows. If only data variables a.inN.dstart and d.inN.dstart of
the northern input channels of routers a and d, respectively, are initialized to equal
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[not(X = Y)]
a.inN.TransferData
Initial state
b.outE.dend = X; X : DATA
[ X = Y ]
CheckCycling_b_c TransferData_c_b
TransferData_b_c
c.outW.dend = Y; Y : DATA  . . .
Fig. 9. Handling of the non-determinism
DATA X,Y;
X = a.inN.get dstart(); Y = d.inN.get dstart(); . . .
if (X = Y){
MM.CheckCycling b c(); . . . }
else{
MM.TransferData b c();MM.TransferData c b();
. . . }
Table 3
An adaptive test case
values then when control arrives at operation CheckCycling b c, its guard will be
true. Therefore, unless a.inN.dstart and d.inN.dstart are given equal initial values,
operation CheckCycling b c will not occur in the state space graph and so it cannot
be tested. A better way to specify is to give non-deterministic values by the non-
deterministic assignments: a.inN.dstart :∈ DATA and d.inN.dstart :∈ DATA.
So if DATA = {d1 , d2 , d3 , d4 } then each of a.inN.dstart and d.inN.dstart
can receive any value in the above set. It is not known in advance which values the
implementation would receive and since test cases are derived from the speciﬁcation,
the test driver must prepare itself for all possibilities. Testing in this case can use the
solution discussed in [25]. Refer to Figure 9. While generating the state space graph,
variables a.inN.dstart and d.inN.dstart are given unconstrained values denoted
by the variables X and Y , and additionally the restrictions that X,Y ∈ DATA.
So when control reaches operation CheckCycling b c in the implementation, both
the possibilities that (X = Y or not(X = Y )) are possible and that is why we
create two branches for the two possibilities. Table 3 shows the corresponding test
driver code fragment. The two temporary variables X and Y capture the values of
a.inN.dstart and d.inN.dstart respectively. Before the call to CheckCycling b c,
the if statement checks whether the values are equal or unequal. Depending on the
case, the appropriate if-branch is selected; thus the test case is an adaptive one.
The problem like covering the call to CheckCycling b c can also be solved by
following the under-constrained execution of Engler & Dunbar [12]. The symbolic
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constraint of a desired path can be solved, and appropriate initial assignments can
be derived. Such initialization can take control to the desired path. For the present,
it could be derived that a.inN.dstart and d.inN.dstart both need identical values.
7 Discussion
• In this paper, we have considered models in BAS which can be hierarchical.
Previous works [4,24] considered only ﬂat B models. For our testing approach
to succeed, we expect that the implementer must not deviate from the structure
of the test template derived from the BAS. This means the implementer must
preserve the hierarchy and the action (and procedure) signatures; in addition, the
recommendations associated with a promoted operation must also be preserved.
Furthermore, the implementation must have the probe operations with matching
signatures. Note that the implementation is treated as a black box.
• We have discussed automatic testing; however a test engineer has to do some
manual tasks. Appropriate probe operations are to be added to the model if the
existing ones are not adequate. The only other manual part is the creation of a
global context (the marked top portion in Appendix A). This part is trivial since
only the global objects are created. Note that the class constructors are deﬁned
by the implementer but not by the model engineer.
• Following the principle of the B Method, one would expect that the development
process is completely formal and then no testing will be necessary. However, it is
not the case that a formal reﬁnement process is always followed. In many cases,
the speciﬁcation and possibly the ﬁrst few reﬁnements undergo the formal reﬁne-
ment process and for the rest, model based testing is recommended. Moreover,
sometimes model based testing is recommended before performing any reﬁnement
proof between the abstract and reﬁned models. For testing purposes, we can view
the reﬁned model as the implementation. This activity can potentially cut down
the time for performing proofs considerably.
• Functional test cases can also be generated by using model checking [16]. ProB
tool can generate a ﬁnite state space of the hierarchical B model. A test criterion
like state or transition coverage can mean reachability of the state or transition;
trap variables can be attached to the state or transition, and reachability of the
trap variables means satisfying a LTL formula. Next LTL model checking [8] can
be used to ﬁnd an appropriate trace which can be used as a test case.
• We have assumed that our implementation language is Java. However, similar
testing activities can be used when the implementation languages is C, C++ or
SystemC. If the language is C, what was a class declaration in Java becomes a
structure in C. Nested classes now become nested structures. But the temporary
variables which were object references in Java become pointers to structures in
C. Refer to the ﬁrst few lines of the automatically generated portion of the test
driver in Appendix A. Those lines in relation to a C implementation become:
struct DATA *temp1,*temp2,*temp3,*temp4;
temp1 = probe_TD_dstart(MM.a.inN); TransferData(MM.a.inN);
temp2 = probe_TD_dend(MM.a.inN); assert(temp1 == temp2);
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• We have considered a simple testing criterion like testing each operation instance
at least once. However, our method can handle other complicated testing criteria
like transition-pair coverage or MC/DC coverage.
• In case of non-determinism in the speciﬁcation, the test cases must be adaptive,
and hence a test case must be in the form of a decision tree. A decision branch
is translated to an if-branch in the test driver code.
8 Conclusion
Tsiopoulos and Walde´n in [29] have presented the speciﬁcation of a router compo-
nent as a hierarchical BAS. We have analysed this system from Model Based Testing
point of view. By bounding the state variables in the speciﬁcation, we discussed
how a state space graph is generated by using the ProB model checking and anima-
tion tool. Depending on a test criterion, a set of traces are generated as test cases.
The test cases are converted to a test driver code in a programming language. The
major contributions of our work are: (a) handling of hierarchy in the model, and (b)
automatic derivation of a test driver in presence of hierarchy and non-determinism.
In the process, we have presented an approach to Model Based Testing of formal
NoC frameworks.
Formal methods with adequate tool support are important for the design of
complex NoC systems in order to correct errors in the early design phases and
reduce the involved costs of NoC system design and development. For ensuring
that a possible NoC implementation is consistent to its formal speciﬁcation, Model
Based Testing could play a prominent role.
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Appendix
Outline of the test driver for test case in Table 2. temp1,.., temp4 are temporaries
to hold probe results. Code up to the global context is written by test engineer;
rest is generated automatically.
import java.io.*;
public static lass MainClass{
DATA d1,d2,d3,d4;
PushChannel ainn,ains,aine,ainw,bine,binw,binn,bins . . .
Router ar,br,cr,dr; Module_abcd MM;
public static void main(String[] args){
d1=new DATA(); d2=new DATA(); d3=new DATA(); d4 =new DATA();
ainn = new PushChannel(d2,d1); ains = new PushChannel(d1,d1);
. . .
ar=new Router(ainn,ains,aine,ainw,aoutn,aouts,aoute,aoutw);
br=. . .; cr= ...; dr= . . .;
MM=new Module_abcd(ar,br,cr,dr);
/** global context ends **/
/* the following part is autometically generated */
DATA temp1,temp2,temp3,temp4; // temporary variables
temp1 = MM.a.inN.probe_TD_dstart();
MM.a.inN.TransferData();
temp2 = MM.a.inN.probe_TD_dend();
assert(temp1 == temp2);
temp1 = MM.a.probe_TD_N_inN_dend();
MM.a.TransferData_N();
temp2 = MM.a.probe_TD_N_outS_dstart();
assert(temp1 == temp2);
. . .
. . .
temp1 = MM.c.outW.probe_TD_dstart();
MM.c.outW.TransferData();
temp2 = MM.c.outW.probe_TD_dend();
assert(temp1 == temp2);
MM.CheckCycling_b_c();
flag1 = MM.b.outE.probe_cend();
flag2 = MM.c.outW.probe_cend();
assert(flag1 == flag2);
System.out.println("Testcase succeeded.");
} }
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